HDL templates

Verilog

https://github.com/TinyTapeout/tt09-verilog-template

This repo shows how to: