HDL templates

Verilog

This repo shows how to: