
Two inputs for phase and frequency comparison (PFD1IN and PFD2IN) using DFlip Flops and AND for reset, Two inputs for Phase comparison only (PD1IN and PD2IN), Clock Division for Feedback path in PLL configurations using Dflip flops
Flick the switches so that the waveforms lead or lag eachother or connect square wave signals as inputs.
Could use input signal from sig gen or additional comparator with another signal.
| # | Input | Output | Bidirectional |
|---|---|---|---|
| 0 | PFD1IN | PFD1OUT | |
| 1 | PFD2IN | PFD2OUT | |
| 2 | DIVIN | TESTOUT1 | |
| 3 | PD1 | TESTOUT2 | |
| 4 | PD2 | DIV1 | |
| 5 | Unused | DIV2 | |
| 6 | Unused | DIV3 | |
| 7 | PFDON | PDOUT |